

Open-Circuit Fault and Tolerant Method for 3-Level T-Type Inverter using Modified Space Vector PWM

Saikat Majumdar *; BIDYUT MAHATO †; KARTICK CHANDRA JANA ‡

Abstract

In this paper a modified space vector pulse-width modulation (SVPWM) technique for a three-phase T-type inverter is proposed that utilizes the state redundancies for fault-tolerant application. The performance of the T-type, 3-level inverter is analyzed with a three-phase induction motor load under the open-circuit fault condition of the inverter. The voltage space vectors of the three-level inverter under the open switch fault (open circuit fault) condition in any one leg of the three-phase inverter is analyzed and modified using the SVPWM adopted to overcome the problems of sudden stall at open switch fault conditions. Modelling and simulation of T-type 3-level inverter using proposed modified space vector pulse width modulation is carried out in the MATLAB/SIMULINK environment. The experimental results are presented here for verification of the simulation results using real-time simulator (dSPACE 1103).

Keywords: Fault-tolerant, Space vector pulse width modulation (SVPWM), T-type Inverter, Total harmonic distortion (THD)

1 Introduction

Baker and Bannister first introduced the Multi-level inverter (MLI) in 1975 [1]; [2]. Since the two-level inverter has many limitations like dv/dt losses, total harmonic distortion (THD) and switching frequency, it requires higher rating devices compared to multilevel inverters [3]. Using small DC sources, the multilevel inverter can develop any desired higher output voltage levels [4]. MLI has a wide range of applications in STATCOM, HVDC, photovoltaic applications, industrial drive etc. [5]. Various renowned classical MLIs like cascaded H-bridge (CHB), neutral Point clamped (NPC) and flying Capacitor (FC) have extensive applications in academic fields as well as industrial applications [6]. The NPC inverter uses only one DC source for multi-level output voltage waveform generation,

but the use of multiple diodes restricts its operation to low power applications only. The large number of diodes increases conduction loss of the inverter in higher power applications. The flying capacitor inverter uses capacitors in place of diodes for stepped output voltage waveform generation, but the use of a large number of capacitors makes the inverter costly. The H-bridge [7] inverter is simple in structure and each cell contains a single DC source with four semiconductor switches. The cascading of each cell (H-bridge) can generate any desired output voltage levels according to the purpose of applications [4]. MLI has very wide-ranging application in renewable energy generation [8], hybrid MLI [9], optimal MLIs [10]; [11]; [12] and reduced components MLI [13]; [14]; [15]. The large number of isolated DC input supply sources to achieve higher voltage levels is the only limitation for H-bridge MLIs, whereas these limitations acts as a boon for PV application, as it needs a large number of input DC sources. Several modulation methods like a generalized switching scheme for a space vector pulse-width modulation-based [16] [17], level shifted carrier PWM [18], selective harmonic elimination [19], hybrid modulation method like nearest level control (NLC) [20] are effectively used to develop switching pulses for the converter circuits. Efficient use of NLC in different configurations of MLI was analyzed in [21] and its application in open-end winding induction motor using single DC supply was described in [22]. Open-circuit fault mainly occurs due to insulation failure of the connecting wires by thermal cycling or aging of the switching devices. Various problems are recorded like: current distortion, problems on gate driver circuits, and other Insulated gate bipolar transistors (IGBTs) are hampered due to noise and vibration. Problems such as short-circuit fault and open-circuit fault do not cause serious damage to the running of the system, but hamper the smooth running of motor speed and output voltage across the 3-phase motor terminals [23]; [24]; [25]. It is very important to detect open-circuit fault and rectify the fault in every electrical drive system [26]; [27]; [28]. Several researchers have worked on fault-tolerant techniques, like [27] and [28] where the faulty leg is removed when open-circuit fault has occurred. In [29] the faulty leg

*Indian Institute of Technology (Indian School of Mines), e-mail

†Indian Institute of Technology (Indian School of Mines), e-mail

‡Indian Institute of Technology (Indian School of Mines), e-mail

is removed to stop the fault forcefully. For continuous operation these methods require additional IGBTs and protection devices like fuses, diodes, etc. Use of these additional devices makes the inverter costly [23]. Also these methods are specifically based on a particular configuration, they cannot be applied to T-type 3-level inverter. In this paper, open-circuit fault is analyzed in a T-type 3-level inverter using motor load. SVPWM has been incorporated to use the switching state redundancies during fault condition.

In this paper, open-circuit fault is analyzed in a T-type 3-level inverter using motor load. SVPWM has been incorporated to use the switching state redundancies during fault condition. It is worth mentioning that in spite of stopping the three-phase induction motor (under open-circuit fault condition), both the voltage and speed are reduced and the motor runs smoothly. Modeling and simulation of T-type 3-level inverter using modified SVPWM is carried out in MATLAB/SIMULINK environment and the results are presented.

1.1 Organization of the paper

This paper is organized and categorized under various sections. Section-I deals with a literature survey and organization of the paper. Section 2 describes the block diagram, overall topological structure, operating principle of proposed power circuit (T-type 3-level inverter). Section 3 includes the SVPWM control strategy with detailed sector operation. Section 4 incorporates the generation of switching pattern. The fault diagnosis and control is analyzed in section 5 whereas the simulation and experimental results with fault tolerant (open-circuit) analysis are presented in section 6. The paper concludes with some standard referenced papers in section 7.

2 Three-level T-Type Inverter

The 3-level T-type inverter power circuit and control circuit are separately shown in dotted lines in Fig. 1. Each phase of the T-type inverter is comprised of two IGBT switches and one bi-directional switch. The IGBT switches $(S_{x1}$ and $S_{x2})_{x=(a, b, c)}$, and a bi-directional switch (S_{x3}) block only half of the DC-link voltage. It has been observed that each leg of a 3-level NPC inverter uses two switches connected in series to block the full DC-link voltage. The T-type inverter uses one switch connected to the DC-link voltage, thus the conduction loss is lower than with the NPC inverter. The bi-directional switch shown in Fig. 1 uses only one IGBT switch and four diodes

Table 1: Switching table for phase-A T-type MLI

Sa1	Sa3	Sa2	Output Voltage
1	0	0	0.5 Vdc
0	1	0	0
0	0	1	-0.5 Vdc

associated with it: two diodes are connected in series for forward conduction and two are used to block half of the DC-link voltage. Block presentation of the proposed overall topology is given in Fig. 1.

2.1 Principle of Operation for 3-Level T-Type inverter

Each phase of 3-level T-type inverter operates in three different modes of operation and generates 3-level output voltage waveform as evaluated in Table 1.

Mode-I: In this mode, switch S_{a1} is turned ON and phase current flows through the switch S_{a1} and the output voltage generates $0.5 V_{DC}$.




Figure 1: Overall schematic diagram of the proposed topology

Mode-II: In this mode, switch S_{a3} is turned ON and phase current flows through the switch S_{a3} and the output voltage generates $0 V_{DC}$. Two diodes $(D_{a3}$ & $D_{a4})$ or $(D_{a5}$ & $D_{a6})$ conducts irrespective of direction of the current.

Mode-III: In this mode, switch S_{a2} is turned ON and the phase current flows through the switch S_{a2} and the output voltage generates $-0.5 V_{DC}$.

Three-phase T-type inverter generates three levels of output voltage of magnitude $0.5 V_{dc}$, 0 and $-0.5 V_{dc}$

with proper switching pulse. The switching Table for Phase-A of T-type inverter is shown in Table 1. A delay must be introduced between the switching of switches $(S_{x1}$ and $S_{x2})_{x=(a, b, c)}$, to avoid the short-circuiting of DC source.




Figure 2: T-type 3-level 3-phase inverter with motor load

As shown in Fig. 1 (T-type inverter), the four diodes were replaced with two diodes (in Fig. 2) and hence it can be clearly observed that the bi-direction switches configuration has been changed resulting in lower conduction losses and minimum cost along with improved overall efficiency. Most modern research works aim to achieve reliability of efficient power conversions with a smaller number of components and fault tolerant ability.

3 SVPWM Control strategy

Space Vector Pulse Width Modulation (SVPWM) schemes were developed to find the three nearest nodes on the voltage hexagon lattice with respect to the reference vector [30]. The mathematical formulation of the early SVPWM were complex, because the voltage hexagon lattice was used in the cartesian coordinate system [26]. Different types of SVPWM were compared with SPWM [31] and studied [32]. Gupta *et al.* [33] presented a new generalized space vector approach where a general PWM time calculation can be determined for any sectors, including over-modulation area. Some researchers tried to develop a generalized method to calculate switching reference vector for multi-level inverters; researchers presented a survey on SVPWM [34]. In [35], a concept of mapping and reverse mapping was proposed for determination of reference vector, but the proposed technique is restricted to lower level inverters only. A hybrid technique [36] was proposed, aiming to minimize the current ripples exercising numerous switching sequences. In [37]; [38] a new SVPWM algorithm was designed where 60° coordinate system was used to determine

the voltage vectors, thus the operation of the inverter becomes simple and applicable for higher voltage level inverters.

In the proposed SVPWM technique the coordinates of the nodes on the lattice are fractional numbers, making node selection difficult. The idea was that the reference vector was transformed from the cartesian coordinate system to the 60° coordinate system. The 60° coordinate system represents one sector on the lattice and its benefit is that the coordinates for the nodes can be represented as integers. Therefore, determination of the nodes could be accomplished by simple rounding functions and integer calculation.

In linear modulation region ($0 \leq M_i \leq 0.907$):

For a particular reference vector, the sector of operation (P_i) and the angle (δ) is determined by using Eq. (1) & Eq. (2):

$$P_i = \text{int} \left(\frac{\delta}{60} \right) + 1 \quad (1)$$

$$\gamma = \text{rem} \left(\frac{\delta}{60} \right) \quad (2)$$

where ' γ ' is denoted as the angle of reference vector with respect to α -axis, 'int' and 'rem' indicate the function for integer and remainder respectively. The SVPWM diagram is divided into six sectors and each sector has four triangles depicted in Fig. 3 with corresponding switching states and triangles in sector one shown in Fig. 4. The reference voltage vector with magnitude V_{ref} moves on a circular trajectory. The modulation index (M_i) can be controlled, as the trajectory lies inside the hexagon.




Figure 3: Space vector diagram of a 3-level inverter

The decomposition vectors ($V_{\rho\alpha}$, $V_{\rho\beta}$) of the reference voltage vector in α - β axis having a 60° angle to

each other for an N -level inverter can be determined as:

$$V_{r\beta} = 1.154(N - 1) \left(\frac{V_{ref}}{V_{dc}} \right) \sin \phi \quad (3)$$

$$V_{r\alpha} = 1.154(N - 1) \left(\frac{V_{ref}}{V_{dc}} \right) \sin \left(\frac{\pi}{3} - \phi \right) \quad (4)$$

The modulation index (M_i) depends on the magnitude of reference voltage V_{ref} . By changing the angle of reference values of ($V_{\rho\alpha}$, $V_{\rho\beta}$) it can be changed as shown in Eq. (3) & Eq. (4). The ideal relationship between the modulation index and V_{ref} is defined in Eq. (5) as:

$$M_i = \frac{0.907V_{ref}}{0.866V_{dc}} \quad (5)$$

The location of reference vector in any particular triangle can be determined with the decomposition vector ($V_{\rho\alpha}$, $V_{\rho\beta}$) of the reference vector. According to “Nearest Three Vector” (NTV) method, every vertex of a triangle is considered as a switching vector and every switching vector is represented by many switching states for the selected location in a particular triangle. For a 3-level inverter there are 27 switching states (n^3 states for an N -level inverter). The space vector pulse width modulation is determined by selecting and analyzing every switching state for the given triangle of their respective on-times. Every switching state is responsible for the significant performance of the inverter. The PWM time is defined as:

$$T_{pwm} = T_a + T_b + T_c \quad (6)$$

The volt-sec equation time averaging is followed:

$$V_{ref} \times T_{pwm} = (V_a \times T_a) + (V_b \times T_b) + (V_c \times T_c) \quad (7)$$

PWM time (T_{PWM}) calculation is done in Eq. (6) and using this PWM time reference voltage V_{ref} is generated as shown in Eq. (7). Here, there are two active vectors (V_a , V_b) and zero vector is used as V_c . For a 3-level inverter, time T_a , T_b and T_c are defined as Eq. (8), Eq. (9) and Eq. (10) respectively.

$$T_a = T_s [1 - 2(M_i \times \sin \phi)] \quad (8)$$

$$T_b = T_s \left[2M_i \times \sin \left(\frac{\pi}{3} + \phi \right) - 1 \right] \quad (9)$$




Figure 4: Triangles in sector one

$$T_c = T_s \left[1 - 2M_i \times \sin \left(\frac{\pi}{3} + \phi \right) \right] \quad (10)$$

3.1 Determination of position of reference voltage vector and its pwm time for 3-level SVPWM

In Fig. 5 it has been observed that m-axis and n-axis are oriented at a 60° angle to each other and the coordinates are termed as (m, n). The reference voltage vector V_{ref} is divided into two components along m-axis and n-axis namely (V_{rm} , V_{rn}).




Figure 5: Switching sequence pattern of the voltage vector

The location of the reference voltage vector across any triangle of a particular sector in 3-level SVPWM can be easily obtained by calculating the co-ordinates at each corner of the triangle. In Fig. 5 two triangles

Table 2: Determination of co-ordinates for location of V_{ref}

Triangle BCD	Triangle ABC
$(V_{rm}+V_m) > (m+n+1)$	$(V_{rm}+V_{rn}) \leq (m+n+1)$
$m_1=(m+1),$ $n_1=(n+1)$	$m_1=m, n_1=n$
$m_2=(m+1), n_2=n$	$m_2=(m+1), n_2=n$
$m_3=m, n_3=n+1$	$m_3=m, n_3=n+1$

are highlighted, namely ABC and BCD. In order to obtain the location of V_{ref} at the upper triangle one must determine the value of the coordinates (m_1, n_1) , (m_2, n_2) and (m_3, n_3) and their corresponding PWM times (T_{PWM}). Determination of the coordinates and the possible location of V_{ref} is shown in Table 2. From the time balance equation in Eq. (6) determination of (T_a, T_b, T_c) along each triangle can be obtained as below.

Determination of the co-ordinates and the possible location of V_{ref} is shown in Table 2. From the time balance equation in Eq. (6) determination of (T_a, T_b, T_c) along each triangle can be obtained as Eq. (11) and Eq. (12) shown below:

$$(m_1 \times T_a) + (m_2 \times T_b) + (m_3 \times T_c) = (T_{pwm} \times V_{ref}) \tag{11}$$

$$(n_1 \times T_a) + (n_2 \times T_b) + (n_3 \times T_c) = (T_{pwm} \times V_{ref}) \tag{12}$$

4 Switching Pattern Generation

Two types of switching patterns are preferred for distribution of states of the voltage vectors in the time domain: seven-segment implementation and nine-segment implementation. The seven-segment switching patterns can be applied for triangle or space vectors have a lower number of switching redundancies; nine-segment switching patterns are preferred for a higher number of switching redundancies in the space vector. Depending on the redundancies of the switching states at the vertices of the triangles, seven segment and nine segment time division is distributed for the 3-level inverter respectively. Implementation of the nine-segment switching pattern in Fig. 6 is preferred to the seven-segment switching sequence, where redundancies of switching states are increased for the triangle, e.g., triangle 1 and triangle 2. The switching pattern for the seven-segment and the nine-segment is shown in Table 3.




Figure 6: Nine segment switching-diagram

Table 3: Switching sequence pattern of four triangles in sector one

Nine-Segment		Seven-Segment	
Triangle 1	Triangle 2	Triangle 3	Triangle 4
[-1-1-1]	[0-1-1]	[01-1]	[00-1]
[0-1-1]	[00-1]	[1-1-1]	[10-1]
[00-1]	[10-1]	[10-1]	[11-1]
[000]	[100]	[100]	[110]
[100]	[110]	[10-1]	[11-1]
[000]	[100]	[1-1-1]	[10-1]
[00-1]	[10-1]	[0-1-1]	[00-1]
[0-1-1]	[00-1]		
[-1-1-1]	[0-1-1]		

In Table 3, the segmentation of the states of triangles are shown in a particular sequence, always ensuring that the dv/dt stress on the switches must be kept to a minimum. By varying the modulation index from 0 to 0.907 the locus of voltage vector V_{ref} located in any sectors can be determined and the magnitude of the inverter output voltage can be increased.

Fig. 7 highlights the switching sequence pattern for three phases corresponding to each sector. After determining the triangles for each sectors, the switching sequence patterns are developed. All redundancies of the switching states for the rotating space vector are individually calculated.

Based on each sector SVPWM switching patterns are arranged in such a way that the total PWM time is calculated and can be applied to the switches to generate the desired output voltage as per the modulation index. The switching pattern maintains a symmetrical pattern by arranging the first half of the switching period, while the other half is a reflection of the first half pattern with respect to the zero state vectors. In this paper the redundancies switching states are mainly used to determine switching sequence generation for successful operation of the three-phase induction motor. Redundant switching states are used for switching state calculation for both open circuit and short fault




Figure 7: Switching Patterns for Six Sectors inside the Circle with nine segment implementation

calculation.

5 Fault Diagnosis and Tolerant Method

Analysis of fault diagnosis and fault tolerant operation of the 3-level inverter is implemented while considering only one switch open circuit fault of the phase-A leg of the three-phase inverter, because it is rarer for the open-switch fault to occur in more than one switch at the same instant of time. The faulty phase can be identified by comparing the phase voltage across the normal inverter leg (phase) with that of the faulty leg of the inverter. Simple logic is used to identify the faulty switch of that particular leg (specific phase). If the difference between the normal inverter switch voltage and the faulty switch voltage for the same leg is greater than zero, then it confirms that the upper switch of the inverter has a fault. If the switch voltage is negative, then the lower switch of the same leg is under fault condition. If the open-switch fault occurs at switch $Sa1$, the switching state (1) is impossible, as elaborately explained in the space vector diagram shown in Fig. 8.




Figure 8: Space diagram condition for faulty phase-A

Assuming that the open-switch fault occurs at switch $Sa1$ of leg A and the inverter is in normal operation, the switching states of P-type small voltage vectors [110], [100], and [101], the switching states of medium vectors [10-1] and [1-10], and the switching states of large voltage vectors [1-1-1], [11-1], and [1-1 1] are impossible. These vectors are replaced with the redundancies switching state in the faulty leg A. Fault tolerant operation of the inverter can be delivered either by replacing faulty inverter switches, by reducing the modulation index of the modified SVPWM technique or by modifying the timing sequence of the algorithm. Fault tolerant operation using change in

the modulation index of the SVPWM control strategy seems better than the other methods, resulting in economical operation and lower complexity of the overall drive system.




Figure 9: Modes of operation i.e. under normal operation mode, faulty operation mode, fault tolerant operation mode

Fig. 9 is itself self-explanatory for describing the three modes of operation of the inverter, as it shows the change of inverter output line-line voltage during normal operation, during occurrence of fault and after clearance of the fault of the inverter. It can be observed that the motor operates at reduced voltage level even after fault has occurred. The redundant switching states of the space vector diagram when the upper switch of phase-A is open circuited are shown in Fig. 8. Using these switching states and by improving the switching time, the inverter is switched in such a way that the motor will be operated at reduced speed.

6 Simulation and Experimental Results

The simulation parameters includes the MOSFETs along with its snubber protection, input voltage of 400 V, motor of 1 HP, 400 V, 0.85 pf, 50 Hz, 4-pole. The input voltage is further split into two parts using two electrolyte capacitors (0.4 μ F). Equal charging and discharging of capacitors incorporates self-voltage balancing property. In Fig. 9, the three different modes of operation of the motor are shown. Initially, the motor runs at healthy operating condition, with output voltage of 200 V, after some instants of time open-circuit fault occurred in the switches of the 3-level three-phase MLI and the motor creates noises due to the generation of unwanted space harmonics inside the motor. After clearance of the fault, the motor operates at the reduced output voltage magnitude of 100 V and reduced speed, thereby making the overall

system unaffected by the sudden occurrence of open-circuit fault.




Figure 10: Simulation result of the output line voltage waveform of T-type inverter at modulation index (M_i) = 0.907




Figure 11: Experimental result of the output voltage waveform ($V_0 = V_{ab} = 200V : 100V/div.$) of T-type inverter with modulation index (M_i) = 0.907

Fig. 10 shows the simulation result of the five-level output line-line voltage waveform across motor terminals under normal operating mode of operation at modulation index of 0.907. The simulation result is further verified by the experimental results using a real-time simulator (dS1103), as shown in Fig. 11. In Fig. 12, the 3-level line-line output voltage across the motor terminals under fault tolerant mode of operation is shown for modulation index of 0.454. The simulation result is verified by the experimental result as shown in Fig. 13.




Figure 12: Simulation result of the output voltage waveform of T-type inverter with modulation index (M_i) = 0.454




Figure 13: Experimental result of the output voltage waveform ($V_0 = V_{ab} = 100\text{V} : 100\text{V/div.}$) of T-type inverter with modulation index (M_i) = 0.454

7 Conclusion

The overall SVPWM control technique for the three-phase 3-level inverter under an open switch fault in phase-A is simulated using the MATLAB/SIMULINK platform. It is observed that, for a 3-level T-type inverter, the harmonic profile of the inverter under an open switch fault was improved significantly by using the fault tolerant technique, in contrast to the inverter without fault tolerant. The selection of T-type inverter is chosen based on the benefits of reduced component count compared to the classical multilevel inverters. The T-type 3-level inverter is analyzed using modified space vector pulse-width modulation (SVPWM). This paper classifies the operation of the three-phase induction motor under three different conditions of the inverter. Under normal healthy condition of the inverter the motor operates at rated voltage and at rated speed, whereas under faulty condition the output voltage of the inverter is distorted. During the fault tolerant condition, the motor operates smoothly at reduced speed, as the 3-level inverter converts to a 2-level inverter. The simulation results as well as corresponding experimental results show that, using the proposed fault tolerant technique, the 3-level inverter generates a voltage corresponding to a 2-level inverter without using any extra switch.

References

- [1] "US3867643A - Electric power converter - Google Patents". <https://patents.google.com/patent/US3867643A/en>.
- [2] "US9331599B2 - Multilevel electric power converter - Google Patents". <https://patents.google.com/patent/US9331599B2/en>.
- [3] S. Kouro *et al.*, "Recent Advances and Industrial Applications of Multilevel Converters", *IEEE Transactions on Industrial Electronics*, vol. 57, no. 8, pp. 2553–2580, Aug. 2010, doi: 10.1109/tie.2010.2049719.
- [4] L. Franquelo, J. Rodriguez, J. Leon, S. Kouro, R. Portillo, and M. Prats, "The age of multilevel converters arrives", *IEEE Industrial Electronics Magazine*, vol. 2, no. 2, pp. 28–39, Jun. 2008, doi: 10.1109/mie.2008.923519.
- [5] B. Mahato, K. C. Jana, and P. R. Thakura, "Constant V/f Control and Frequency Control of Isolated Winding Induction Motor Using Nine-Level Three-Phase Inverter", *Iranian Journal of Science and Technology Transactions of Electrical Engineering*, vol. 43, no. 1, pp. 123–135, Jul. 2018, doi: 10.1007/s40998-018-0064-6.
- [6] "Comparative Analysis of Different PWM Techniques in Multilevel Inverters", *INTERNATIONAL JOURNAL OF ENGINEERING RESEARCH & TECHNOLOGY*, vol. 4, 2016.
- [7] M. Malinowski, K. Gopakumar, J. Rodriguez, and M. A. Pérez, "A Survey on Cascaded Multilevel Inverters", *IEEE Transactions on Industrial Electronics*, vol. 57, no. 7, pp. 2197–2206, Jul. 2010, doi: 10.1109/tie.2009.2030767.
- [8] P. R. Bana, K. P. Panda, R. T. Naayagi, P. Siano, and G. Panda, "Recently Developed Reduced Switch Multilevel Inverter for Renewable Energy Integration and Drives Application: Topologies Comprehensive Analysis and Comparative Evaluation", *IEEE Access*, vol. 7, pp. 54888–54909, 2019, doi: 10.1109/access.2019.2913447.
- [9] S. Majumdar, B. Mahato, and K. C. Jana, "Doubling Circuit-Based Hybrid Multilevel Inverter for Reduced Components", in *Innovations in Soft Computing and Information Technology*, Springer Singapore, 2019, pp. 125–133.
- [10] B. Mahato, S. Mittal, S. Majumdar, K. C. Jana, and P. K. Nayak, "Multilevel Inverter with Optimal Reduction of Power Semi-conductor Switches", in *Renewable Energy and its Innovative Technologies*, Springer Singapore, 2018, pp. 31–50.
- [11] S. Majumdar, B. Mahato, and K. C. Jana, "Optimum Structure-Based Multi-level Inverter with Doubling Circuit Configuration", *Journal of Circuits Systems and Computers*, vol. 28, no. 11, p. 1950194, Oct. 2019, doi: 10.1142/s0218126619501949.
- [12] B. Mahato, S. Mittal, and P. kumar Nayak, "N-Level Cascade Multilevel Converter with optimum number of switches", in *2018 International Conference on Recent Trends in Electrical Control and Communication (RTECC)*, 2018, doi: 10.1109/rtecc.2018.8625638.
- [13] B. Mahato, S. Majumdar, and K. C. Jana, "Reduction in controlled power switches for a single-phase

- novel multilevel inverter”, *International Journal of Electronics*, vol. 106, no. 8, pp. 1200–1215, Mar. 2019, doi: 10.1080/00207217.2019.1582713.
- [14] B. Mahato, S. Majumdar, S. Vatsyayan, and K. C. Jana, “A New and Generalized Structure of MLI Topology with Half-bridge Cell with Minimum Number of Power Electronic Devices”, *IETE Technical Review*, pp. 1–12, Feb. 2020, doi: 10.1080/02564602.2020.1726215.
- [15] B. Mahato, S. Majumdar, and K. C. Jana, “A New and Generalized MLI with Overall Lesser Power Electronic Devices”, *Journal of Circuits Systems and Computers*, p. 2050058, May 2019, doi: 10.1142/s0218126620500589.
- [16] S. Majumdar, R. Raushan, B. Mahato, K. C. Jana, P. Thakura, and S. K. Singh, “Comparative Study of Space Vector Pulse Width Modulation based T-Type Three-level Inverter”, *INTERNATIONAL JOURNAL OF ENGINEERING RESEARCH & TECHNOLOGY*, vol. 4, 2016.
- [17] I. Lopez *et al.*, “Generalized PWM-Based Method for Multiphase Neutral-Point-Clamped Converters With Capacitor Voltage Balance Capability”, *IEEE Transactions on Power Electronics*, vol. 32, no. 6, pp. 4878–4890, Jun. 2017, doi: 10.1109/tpel.2016.2599872.
- [18] B. Mahato, S. Majumdar, and K. C. Jana, “CARRIER-BASED PWM TECHNIQUES FOR MULTI-LEVEL INVERTERS: A COMPREHENSIVE PERFORMANCE STUDY.”, *Gazi University Journal of Science Part A: Engineering and Innovation*, vol. 5, 2018.
- [19] M. S. A. Dahidah, G. Konstantinou, and V. G. Agelidis, “A Review of Multilevel Selective Harmonic Elimination PWM: Formulations Solving Algorithms, Implementation and Applications”, *IEEE Transactions on Power Electronics*, vol. 30, no. 8, pp. 4091–4106, Aug. 2015, doi: 10.1109/tpel.2014.2355226.
- [20] S. Majumdar, B. Mahato, and K. C. Jana, “Implementation of an Optimum Reduced Components Multicell Multilevel Inverter (MC-MLI) for Lower Standing Voltage”, *IEEE Transactions on Industrial Electronics*, vol. 67, no. 4, pp. 2765–2775, Apr. 2020, doi: 10.1109/tie.2019.2913812.
- [21] B. Mahato, R. Raushan, and K. C. Jana, “Comparative study of asymmetrical configuration of multilevel inverter for different levels”, in *2016 3rd International Conference on Recent Advances in Information Technology (RAIT)*, 2016, doi: 10.1109/rait.2016.7507920.
- [22] B. Mahato, R. Raushan, and K. C. Jana, “Modulation and control of multilevel inverter for an open-end winding induction motor with constant voltage levels and harmonics”, *IET Power Electronics*, vol. 10, no. 1, pp. 71–79, Jan. 2017, doi: 10.1049/iet-pel.2016.0105.
- [23] D. U. Campos-Delgado, D. R. Espinoza-Trejo, and E. Palacios, “Fault-tolerant control in variable speed drives: a survey”, *IET Electric Power Applications*, vol. 2, no. 2, pp. 121–134, Mar. 2008, doi: 10.1049/iet-epa:20070203.
- [24] R. L. de Araujo Ribeiro, C. B. Jacobina, E. R. C. da Silva, and A. M. N. Lima, “Fault detection of open-switch damage in voltage-fed PWM motor drive systems”, *IEEE Transactions on Power Electronics*, vol. 18, no. 2, pp. 587–593, Mar. 2003, doi: 10.1109/tpel.2003.809351.
- [25] R. L. de Araujo Ribeiro, C. B. Jacobina, E. R. C. da Silva, and A. M. N. Lima, “Fault-Tolerant Voltage-Fed PWM Inverter AC Motor Drive Systems”, *IEEE Transactions on Industrial Electronics*, vol. 51, no. 2, pp. 439–446, Apr. 2004, doi: 10.1109/tie.2004.825284.
- [26] U.-M. Choi, K.-B. Lee, and F. Blaabjerg, “Diagnosis and Tolerant Strategy of an Open-Switch Fault for T-Type Three-Level Inverter Systems”, *IEEE Transactions on Industry Applications*, vol. 50, no. 1, pp. 495–508, Jan. 2014, doi: 10.1109/tia.2013.2269531.
- [27] S. Ceballos, J. Pou, E. Robles, J. Zaragoza, and J. L. Martín, “Performance Evaluation of Fault-Tolerant Neutral-Point-Clamped Converters”, *IEEE Transactions on Industrial Electronics*, vol. 57, no. 8, pp. 2709–2718, Aug. 2010, doi: 10.1109/tie.2009.2026710.
- [28] S. Ceballos, J. Pou, J. Zaragoza, E. Robles, J. L. Villate, and J. L. Martín, “Fault-Tolerant Neutral-Point-Clamped Converter Solutions Based on Including a Fourth Resonant Leg”, *IEEE Transactions on Industrial Electronics*, vol. 58, no. 6, pp. 2293–2303, Jun. 2011, doi: 10.1109/tie.2010.2069075.
- [29] X. Kou, K. A. Corzine, and Y. L. Familiant, “A Unique Fault-Tolerant Design for Flying Capacitor Multilevel Inverter”, *IEEE Transactions on Power Electronics*, vol. 19, no. 4, pp. 979–987, Jul. 2004, doi: 10.1109/tpel.2004.830037.
- [30] W. Ahmed and S. M. U. Ali, “Comparative study of SVPWM (space vector pulse width modulation) & SPWM (sinusoidal pulse width modulation) based three phase voltage source inverters for variable speed drive - IOPscience”, *IOP Conference Series: Materials Science and Engineering*, vol. 51, 2013.

[31]B. Belkacem, L. Abdelhakem-Koridak, and M. Rahli, “Comparative Study between SPWM and SVPWM control of a three level voltage inverter dedicated to a variable speed wind turbine — Belkacem — Journal of Power Technologies”, *JOURNAL OF POWER TECHNOLOGIES*, vol. 97, 2017.

[32]B. Fan, G. Tan, and S. Fan, “Comparison of Three Different 2-D Space Vector PWM Algorithms and Their FPGA Implementations — Fan — Journal of Power Technologies”, *JOURNAL OF POWER TECHNOLOGIES*, vol. 94, 2014.

[33]A. K. Gupta and A. M. Khambadkone, “A General Space Vector PWM Algorithm for Multilevel Inverters Including Operation in Overmodulation Range”, *IEEE Transactions on Power Electronics*, vol. 22, no. 2, pp. 517–526, Mar. 2007, doi: 10.1109/tpel.2006.889937.

[34]Q. M. Attique, Y. Li, and K. Wang, “A Survey on Space-Vector Pulse Width Modulation for Multilevel Inverters”, *CPSS Transactions on Power Electronics and Applications*, vol. 2, no. 3, pp. 226–236, Sep. 2017, doi: 10.24295/cpsstpea.2017.00021.

[35]A. M. A. S., A. Gopinath, and M. R. Baiju, “A Simple Space Vector PWM Generation Scheme for Any General n -Level Inverter”, *IEEE Transactions on Industrial Electronics*, vol. 56, no. 5, pp. 1649–1656, May 2009, doi: 10.1109/tie.2008.2011337.

[36]G. Narayanan, V. T. Ranganathan, D. Zhao, H. K. Krishnamurthy, and R. Ayyanar, “Space Vector Based Hybrid PWM Techniques for Reduced Current Ripple”, *IEEE Transactions on Industrial Electronics*, vol. 55, no. 4, pp. 1614–1627, Apr. 2008, doi: 10.1109/tie.2007.907670.

[37]K. C. Jana, S. K. Chowdhury, and S. K. Biswas, “Performance evaluation of a simple and general space vector pulse-width modulation-based M -level inverter including over-modulation operation”, *IET Power Electronics*, vol. 6, no. 4, pp. 809–817, Apr. 2013, doi: 10.1049/iet-pel.2012.0318.

[38]K. C. Jana and S. K. Biswas, “Generalised switching scheme for a space vector pulse-width modulation-based N -level inverter with reduced switching frequency and harmonics”, *IET Power Electronics*, vol. 8, no. 12, pp. 2377–2385, Dec. 2015, doi: 10.1049/iet-pel.2015.0101.